Skip to content
View rohitiyer1234's full-sized avatar
🎯
Focusing
🎯
Focusing
  • RV College of Engineering, Bengaluru

Block or report rohitiyer1234

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Network_Intrusion_Detection_System Network_Intrusion_Detection_System Public

    FPGA-accelerated Network Intrusion Detection System using a PYNQ-Z2, live network-flow classification, and an INT8 MLP accelerator designed in SystemVerilog with AXI interfaces.

    Python

  2. Aumovio_Internship Aumovio_Internship Public

    Industrial Relay Pick-and-Place Automation System integrating Universal Robots UR5, computer vision, OCR-based component validation, inventory management, and real-time monitoring for SMT manufactu…

    Python

  3. Network_Throughput_Modelling Network_Throughput_Modelling Public

    Docker-based network emulation and real-time throughput prediction using Linux Traffic Control, Flask telemetry, and GRU neural networks.

    Python 1

  4. Galois-LFSR-TSPC-Seed_Controller Galois-LFSR-TSPC-Seed_Controller Public

    Galois LFSR-based TSPC seed controller exploring low-overhead pseudo-random sequence generation and transistor-level digital circuit design for VLSI applications.

    1

  5. can-bus-intrusion-detection can-bus-intrusion-detection Public

    Explainable CAN bus intrusion detection using XGBoost, SHAP, and locally deployed LLM-assisted incident reporting with Ollama.

    Python

  6. Dual_Bank_Pipelined_AES_128_AXI_Stream Dual_Bank_Pipelined_AES_128_AXI_Stream Public

    A dual-bank, fully pipelined AES-128 hardware accelerator with AXI4-Lite control, AXI4-Stream data interfaces, hardware-enforced key synchronization, and an ASIC implementation flow.

    SystemVerilog