-
RV College of Engineering, Bengaluru
Pinned Loading
-
Network_Intrusion_Detection_System
Network_Intrusion_Detection_System PublicFPGA-accelerated Network Intrusion Detection System using a PYNQ-Z2, live network-flow classification, and an INT8 MLP accelerator designed in SystemVerilog with AXI interfaces.
Python
-
Aumovio_Internship
Aumovio_Internship PublicIndustrial Relay Pick-and-Place Automation System integrating Universal Robots UR5, computer vision, OCR-based component validation, inventory management, and real-time monitoring for SMT manufactu…
Python
-
Network_Throughput_Modelling
Network_Throughput_Modelling PublicDocker-based network emulation and real-time throughput prediction using Linux Traffic Control, Flask telemetry, and GRU neural networks.
Python 1
-
Galois-LFSR-TSPC-Seed_Controller
Galois-LFSR-TSPC-Seed_Controller PublicGalois LFSR-based TSPC seed controller exploring low-overhead pseudo-random sequence generation and transistor-level digital circuit design for VLSI applications.
-
can-bus-intrusion-detection
can-bus-intrusion-detection PublicExplainable CAN bus intrusion detection using XGBoost, SHAP, and locally deployed LLM-assisted incident reporting with Ollama.
Python
-
Dual_Bank_Pipelined_AES_128_AXI_Stream
Dual_Bank_Pipelined_AES_128_AXI_Stream PublicA dual-bank, fully pipelined AES-128 hardware accelerator with AXI4-Lite control, AXI4-Stream data interfaces, hardware-enforced key synchronization, and an ASIC implementation flow.
SystemVerilog
If the problem persists, check the GitHub status page or contact support.

