[Vulkan] Stage bool tensors without 8-bit storage and register logical_not - #23246

Open

mergennachin wants to merge 6 commits into

gh/mergennachin/29/headfrom

gh/mergennachin/30/head

Commits on Sep 29, 2026

[INITIAL] Recreate the Vulkan transformer and conformance stack with ghstack
mergennachin
committed
f310b91

Commits on Oct 3, 2026

[UPDATE] Rebase remaining Vulkan stack onto main after parts 1–3 landed
mergennachin
committed
f089d4f
[UPDATE] Cover exact FP16 halfway rounding in texture reductions
mergennachin
committed
5dd4a73
[UPDATE] Match arg-reduction partitioning to the buffer-only last-dimension kernel; rebase after PR 23243 landed
mergennachin
committed
e066a11
[UPDATE] Add exact FP16 zero/subnormal and overflow-threshold coverage
mergennachin
committed
707344f
[UPDATE] Exercise int32 reduction shaders directly beyond the removed clamp
mergennachin
committed
c5e36bc