Repository navigation
fix(core): propagate in-order Wishbone access faults - #9
Merged
RossComputerGuy merged 2 commits intoOct 6, 2026
Merged
Conversation
Carry page/access classification through cache responses and fetch retirement, and report precise in-order fetch/load/store and atomic faults. Preserve destinations on failed AMO writes and prevent microcoded SC from restarting after a terminal fault. Keep OoO ERR handling unchanged until fault addresses and precise store-queue retirement are implemented.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Depends on #8; updates Harbor to include LilithSemi/harbor#8.
Propagate Wishbone ERR through the in-order core, caches and fetch/execute path as instruction/load/store access faults rather than hangs or page faults. Retain classification with cached/fetched responses. Both AMO halves report store/AMO faults; failed AMO/SC operations preserve their destination registers.
Scope: static and microcoded in-order execution, cached and uncached. OoO deliberately retains its existing ERR-ignored behavior: precise support needs ROB fault addresses, queued fetch metadata and store-queue retirement changes. No configurations are disabled. The separate pipelined fetch interface and straddling-instruction TVAL correction are not included.
Tests: 140 new RV32/RV64 cases pass, covering ERR-only/ACK+ERR, cache refill failures, page-table access errors, page-fault controls, atomics, trap CSRs and recovery. Targeted comparison: 166 pass / 119 fail → 284 pass / 1 fail, with no lost passes. The remaining failure is identical on both: the existing dual-issue macro paging test reports that translation never became live.