Skip to content

Actions: CodeLinaro/executorch

Actions

Test RISC-V Backend

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
riscv64.yml
174 workflow runs
174 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Test RISC-V Backend Test RISC-V Backend #174: Scheduled
Queued main
main
Queued
Qualcomm: give custom op args with no QNN mapping a real error (#21868) Test RISC-V Backend #173: Commit b45e85d pushed by shewu-quic
Queued main
main
Queued
Test RISC-V Backend Test RISC-V Backend #172: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Support extra quantizable ops in advance quant above def chain (#21757) Test RISC-V Backend #171: Commit a1eee71 pushed by qti-horodnic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Fix XNNPACK rejecting avg_pool2d with default arguments (#21862) Test RISC-V Backend #170: Commit 9ffbe36 pushed by qti-horodnic
1d 0h 0m 9s main
main
1d 0h 0m 9s
Test RISC-V Backend Test RISC-V Backend #169: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Test RISC-V Backend Test RISC-V Backend #168: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Test RISC-V Backend Test RISC-V Backend #167: Scheduled
1d 0h 0m 1s main
main
1d 0h 0m 1s
Reseed the Cortex-M test RNG before each test module is imported (#21… Test RISC-V Backend #166: Commit 3253a28 pushed by qti-horodnic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #165: Scheduled
1d 0h 0m 4s main
main
1d 0h 0m 4s
Test RISC-V Backend Test RISC-V Backend #164: Scheduled
23h 56m 49s main
main
23h 56m 49s
Share selective prim-ops helper (#21732) Test RISC-V Backend #163: Commit 7857dfd pushed by chenweng-quic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Qualcomm AI Engine Direct - Add QNN HadamardTransform op support (#21… Test RISC-V Backend #162: Commit 43f89fb pushed by qti-horodnic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #161: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Arm backend: Fix pad transpose handling around grid sampler (#21738) Test RISC-V Backend #160: Commit c56e6bf pushed by qti-horodnic
1d 0h 0m 2s main
main
1d 0h 0m 2s
Test RISC-V Backend Test RISC-V Backend #159: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Qualcomm AI Engine Direct - Update quant recipe for PyTorch version b… Test RISC-V Backend #158: Commit 5a77b43 pushed by shewu-quic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Infer XNNPACK conv dimensionality from the weight rank (#21588) Test RISC-V Backend #157: Commit 9cd0c12 pushed by qti-horodnic
1d 0h 0m 2s main
main
1d 0h 0m 2s
Test RISC-V Backend Test RISC-V Backend #156: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #155: Scheduled
1d 0h 0m 2s main
main
1d 0h 0m 2s
Test RISC-V Backend Test RISC-V Backend #154: Scheduled
1d 0h 0m 3s main
main
1d 0h 0m 3s
Optimize CUDA export host memory usage (#21617) Test RISC-V Backend #153: Commit a439afd pushed by qti-horodnic
1d 0h 0m 3s main
main
1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #152: Scheduled
1d 0h 0m 4s main
main
1d 0h 0m 4s
Test RISC-V Backend Test RISC-V Backend #151: Scheduled
22h 48m 17s main
main
22h 48m 17s
Adjust how nax are excluded on < macOS 26.0 (#21554) Test RISC-V Backend #150: Commit b4ffdbe pushed by qti-horodnic
1d 0h 0m 2s main
main
1d 0h 0m 2s