Skip to content

feat(rtl): support Verilog module parameters in RTLWrapper #162

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
lanserge merged 4 commits into from
Apr 22, 2026

ci: trigger CI workflow after re-enable

d740a69
Select commit
Loading
Failed to load commit list.
Merged

feat(rtl): support Verilog module parameters in RTLWrapper #162

ci: trigger CI workflow after re-enable
d740a69
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar