cookie/ip_cache_data.bsf at main · pentolope/cookie · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and any partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements
on the Quartus Prime software download page.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 0 0 256 152)
	(text "ip_cache_data" (rect 86 0 186 15)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 137 24 148)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "data[127..0]" (rect 0 0 68 13)(font "Arial" (font_size 8)))
		(text "data[127..0]" (rect 4 20 60 31)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 112 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "wraddress[12..0]" (rect 0 0 96 13)(font "Arial" (font_size 8)))
		(text "wraddress[12..0]" (rect 4 36 84 47)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 112 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "wren" (rect 0 0 28 13)(font "Arial" (font_size 8)))
		(text "wren" (rect 4 52 26 63)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 112 64))
	)
	(port
		(pt 0 88)
		(input)
		(text "rdaddress[12..0]" (rect 0 0 94 13)(font "Arial" (font_size 8)))
		(text "rdaddress[12..0]" (rect 4 76 82 87)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 112 88)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "byteena_a[15..0]" (rect 0 0 96 13)(font "Arial" (font_size 8)))
		(text "byteena_a[15..0]" (rect 4 100 84 111)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 112 112)(line_width 3))
	)
	(port
		(pt 0 136)
		(input)
		(text "clock" (rect 0 0 30 13)(font "Arial" (font_size 8)))
		(text "clock" (rect 4 124 28 135)(font "Arial" (font_size 8)))
		(line (pt 0 136)(pt 104 136))
	)
	(port
		(pt 256 88)
		(output)
		(text "q[127..0]" (rect 0 0 50 13)(font "Arial" (font_size 8)))
		(text "q[127..0]" (rect 210 76 251 87)(font "Arial" (font_size 8)))
		(line (pt 256 88)(pt 168 88)(line_width 3))
	)
	(drawing
		(text "8192 Word(s)" (rect 139 15 247 207)(font "Arial" )(vertical))
		(text "RAM" (rect 148 7 239 173)(font "Arial" )(vertical))
		(text "Block Type: M9K" (rect 40 143 146 295)(font "Arial" ))
		(line (pt 128 24)(pt 168 24))
		(line (pt 168 24)(pt 168 120))
		(line (pt 168 120)(pt 128 120))
		(line (pt 128 120)(pt 128 24))
		(line (pt 112 27)(pt 120 27))
		(line (pt 120 27)(pt 120 39))
		(line (pt 120 39)(pt 112 39))
		(line (pt 112 39)(pt 112 27))
		(line (pt 112 34)(pt 114 36))
		(line (pt 114 36)(pt 112 38))
		(line (pt 104 36)(pt 112 36))
		(line (pt 120 32)(pt 128 32)(line_width 3))
		(line (pt 112 43)(pt 120 43))
		(line (pt 120 43)(pt 120 55))
		(line (pt 120 55)(pt 112 55))
		(line (pt 112 55)(pt 112 43))
		(line (pt 112 50)(pt 114 52))
		(line (pt 114 52)(pt 112 54))
		(line (pt 104 52)(pt 112 52))
		(line (pt 120 48)(pt 128 48)(line_width 3))
		(line (pt 112 59)(pt 120 59))
		(line (pt 120 59)(pt 120 71))
		(line (pt 120 71)(pt 112 71))
		(line (pt 112 71)(pt 112 59))
		(line (pt 112 66)(pt 114 68))
		(line (pt 114 68)(pt 112 70))
		(line (pt 104 68)(pt 112 68))
		(line (pt 120 64)(pt 128 64))
		(line (pt 112 83)(pt 120 83))
		(line (pt 120 83)(pt 120 95))
		(line (pt 120 95)(pt 112 95))
		(line (pt 112 95)(pt 112 83))
		(line (pt 112 90)(pt 114 92))
		(line (pt 114 92)(pt 112 94))
		(line (pt 104 92)(pt 112 92))
		(line (pt 120 88)(pt 128 88)(line_width 3))
		(line (pt 112 107)(pt 120 107))
		(line (pt 120 107)(pt 120 119))
		(line (pt 120 119)(pt 112 119))
		(line (pt 112 119)(pt 112 107))
		(line (pt 112 114)(pt 114 116))
		(line (pt 114 116)(pt 112 118))
		(line (pt 104 116)(pt 112 116))
		(line (pt 120 112)(pt 128 112)(line_width 3))
		(line (pt 104 36)(pt 104 137))
		(line (pt 0 0)(pt 257 0))
		(line (pt 257 0)(pt 257 154))
		(line (pt 0 154)(pt 257 154))
		(line (pt 0 0)(pt 0 154))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
		(line (pt 0 0)(pt 0 0))
	)
)