tried but not successfully result verilog VHDL

[joselcuevam]

can you confirm it is possible to use with Verilog VHDL ? i just tried, apparently those languages are supported and I did all the steps and I cant see the text formatted